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Abstract. In this paper, three squarer configurations and a 
current-mode (CM) full-wave rectifier circuit are sug-
gested. The first and second squarer configurations re-
spectively use two PMOS and two NMOS transistors while 
the third one employs three PMOS and one NMOS tran-
sistors. A CM full-wave rectifier with high output imped-
ance current is developed. All of the proposed circuits 
provide several advantages such as low number of compo-
nents and less power consumption. The proposed circuits 
are simulated using SPICE program to demonstrate their 
performance and workability. 
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1. Introduction 
MOS-based analog squarer circuits may have voltage 
inputs and current outputs, and find wide application areas 
such as neural and image processing [1]. Recently, 
a squarer topology using a number of CMOS transistors 
has been reported [2]. Apart from these, it is well-known 
that a current-mode (CM) approach offers certain potential 
advantages such as higher usable gain, greater linearity, 
lower power consumption, wider bandwidth, lower  num-
ber of components and larger dynamic range when com-
pared to its voltage-mode (VM) counterpart [3]-[5]. CM 
and VM full-wave rectifiers are widely used in analog 
signal processing, analog communication systems, condi-
tioning and instrumentation of low-level analog signals as 
well as dc converters. However, only a few CM rectifiers 
were previously published in the open literature [6]-[10]. 
In this paper, three new circuits for providing squared 
analog output currents are proposed. All of the introduced 
squarer structures are simple, and dissipate less power 
when compared to that of [2] because of the fact that two 
of the proposed squarer circuits use only two MOS tran-
sistors while the other one employs four MOS transistors. 
Further, all of the squarer circuits operate in class B. 
A full-wave rectifier circuit employing only six MOS tran-
sistors dissipating less power is also introduced. Contrary 
to the CMOS-based CM rectifiers given in [7]-[10], the 
developed CM rectifier can provide gain at output current. 
However, all the developed circuits need bias voltages 
which can be obtained by bias voltage generators. 
The rest of the paper is organized as follows. The 
proposed squarer circuits are presented in Section 2. 
A simple CMOS-based CM full-wave rectifier is given in 
Section 3. The simulation results of the introduced circuits 
based on SPICE program are given in Section 4 and finally 
some concluding remarks are drawn in Section 5. 
2. Proposed Squarer Circuits 
The drain current of a long-channel PMOS/NMOS 
transistor operating in saturation region can be respectively 
given by the square-law relation as: 
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where kp = pCox(W/L) and kn = nCox(W/L), p and n are 
respectively surface mobilities of PMOS and NMOS tran-
sistors, Cox is the gate capacitance per unit area, and W/L is 
the aspect ratio (channel width/channel length) of the tran-
sistor [11]. The threshold voltages VTP and VTN are respec-
tively expressed as 
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where VTP0 (VTN0) is the threshold voltage with VSB=0 
(VBS=0), 2Fn (2Fp) is the bulk surface potential and p (n) 
is the body-effect coefficient of the PMOS (NMOS) tran-
sistor. Note that 2Fn and n are positive while 2Fp and p 
are negative.  
The introduced squarer circuits with two 
PMOS/NMOS transistors are shown in Figs. 1 and 2, 
respectively. If the input voltage signal in Fig. 1 is in 
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positive cycle, M1 is OFF while M2 operates in saturation 
region. Here VTP are the dc bias voltages. Likewise, if the 
input is in negative cycle, M2 is OFF and M1 operates in 
saturation region. For the circuit of Fig. 2 which is biased 
with VTN voltages, if the input voltage signal is in positive 
cycle, M3 is OFF while M4 operates in saturation region. 
Similarly, if the input signal is in negative cycle, M4 is OFF 
and M3 operates in saturation region. 
 
Fig. 1. The proposed PMOS-based squarer circuit. 
 
Fig. 2. The proposed NMOS-based squarer circuit. 
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Fig. 3. The proposed CMOS squarer circuit. 
The output of the PMOS squarer of Fig. 1 and NMOS 
squarer of Fig. 2 can be normally connected to, respec-
tively, NMOS and PMOS current mirrors, or can be 
grounded. Assuming MOS square-law characteristic for the 
MOS transistors, the output currents of the squarer topolo-
gies given in Figs. 1 and 2 can be respectively evaluated as 
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Here kp1 = kp2 = kp and kn3 = kn4 = kn. Another squarer 
configuration is given in Fig. 3, which has high input and 
output impedances resulting easy cascadability with other 
circuits. The output current of the squarer topology given 
in Fig. 3 is evaluated as 
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Here, k = kn4 = kp1. Moreover unity current gain is as-
sumed for the current mirror composed of transistors M2 
and M3 (kn2 = kp3) to ensure equal cycles at the output cur-
rent. Considering mismatch between bias voltages and 
threshold voltages of the transistors, the output current of 
the squarer topology given in Figs. 1-3 can be expressed as 
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In (7), undesired components, ∆V1 and ∆V2, are 
voltage differences between corresponding bias voltages 
and threshold voltages. The output current, Iout, in (7) can 
be rewritten as 
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where a1, b1, a0 and b0 given below are ideally equal to 
zero. 
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If ∆V1 and ∆V2 in (9) are set to zero, the suggested 
circuits have approximately zero dc current yielding very 
low power dissipation. In other words, the developed 
squarer structures can ideally be operated in class B mode. 
For providing the bias voltages required in the 
proposed squarer circuits, one can use the biasing circuit 
topologies described in [12]. As an example the following 
relationships can be written for the biasing circuit shown in 
Fig. 4. 
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Fig. 4. Bias voltage generator circuit. 
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The output voltage of the circuit in Fig. 4 is found as 
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If kn1>>kn2 thus Vo  VTN1. Thus the circuit of Fig. 4 
can be used to extract the threshold voltage VTN. Alterna-
tive circuits for extracting VTN and VTP voltages can be 
found in [13], [14]. 
3. Current-Mode Rectifier 
In this section a new CMOS-based CM full-wave 
rectifier is proposed as shown in Fig. 5. If the CM input 
signal is in the positive cycle, M1 and M2 are OFF while 
others are in saturation region; thus, the input signal is 
transferred from the transistors M5, M6, and M3 to the tran-
sistor M4 in the same direction as Irect+ Similarly, if the 
input signal is in the negative cycle, transistors M3, M4, M5 
and M6 are OFF while M1 and M2 operate in saturation 
region; accordingly, this signal can pass in the opposite 
sign from M2( Irect-). The output current which can be ob-
tained by connecting Irect+ and Irect- together is calculated as 
follows: 
 inout IIII   rectrect . (13) 
Here Irect+ and Irect- are respectively defined as 
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It is important to note that by changing the aspect 
ratios of M2 and M4, the magnitude of Iout in (13) can be set 
to any value. In other words, the output current in (13) can 
be given as 
   rectrect bIaIIout  (16) 
where, a and b are positive real numbers whose values 
depend on the aspect ratios of CMOS transistors of Fig. 5. 
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Fig. 5. Developed CMOS-based current-mode full-wave 
rectifier circuit. 
4. Simulation Results 
In this section, simulation results of the proposed 
circuits obtained through SPICE program using BSIM 3v3, 
0.18 m TSMC CMOS technology parameters  
(VTN0= 0.3725 V, VTP0= 0.3948 V, 0N= 259.53 cm2/V-s, 
0P= 109.976 cm2/V-s, TOX= 4.1 nm), are given. Aspect 
ratios of MOS transistors of the squarer circuits are given 
in Tab. 1. 
 
PMOS Transistors W(m)/L(m) 
M1 9.54/1.08 
M2 8.64/1.08 
NMOS Transistors W(m)/L(m)  
M3 3.6/1.08 
M4 3.78/1.08 
Tab. 1. Dimensions of the transistors used for the squarer 
circuits of Figs. 1 and 2. 
A sinusoidal voltage signal with 150 mV peak value 
at 250 kHz is applied to the inputs of the developed squarer 
topologies in Figs. 1 and 2 to obtain the squared output 
currents as shown in Fig. 6. The input-output transfer char-
acteristics of the proposed squarer circuits are depicted in 
Fig. 7. As it can be seen from the characteristics shown in 
Fig. 7, a subthreshold current of approximately 200 nA 
flows through the transistors for zero input voltage. Addi-
tionally, the total power dissipations of the circuits in Figs. 
1 and 2 (excluding biasing circuitry) are found approxi-
mately equal to 0.08 µW. The circuit of Fig. 1 is selected 
as an example to demonstrate the transistor mismatch ef-
fects on the performance of the squarer. The channel 
widths of the transistors M1 and M2 in Fig. 1 are changed 
respectively from 9.18 µm to 10.08 µm and 8.1 µm to 9 
µm by 0.18 µm increments. The resulted output waveforms 
are shown in Fig. 8. 
 
 
Fig. 6.  Output currents of the squarer circuits of Figs. 1 and 2. 
Aspect ratios of CMOS transistors in the rectifier cir-
cuit of Fig. 5 are given in Tab. 2. A CM sinusoidal signal 
with 20 A peak value at 1 MHz is applied to the input of 
the developed rectifier depicted in Fig. 5 to obtain the full-
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wave rectified output current as shown in Fig. 9. In addi-
tion the output current of the suggested rectifier against the 
applied input current is drawn in Fig. 10. Note that the 
proposed rectifier can operate well up to 20 MHz. 
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Fig. 7.  Transfer characteristics of the squarer circuits of Figs. 
1 and 2. 
 
Fig. 8.  Input voltage and output current waveforms of the 
squarer circuit of Fig. 1 under transistor mismatch. 
It is seen from Figs. 6-10 that the simulation results 
are in good agreement with theoretical ones as expected. 
However, the slight discrepancy between ideal and simula-
tion output currents of the proposed squarer and rectifier 
circuits mainly arises from the non-idealities of the CMOS 
transistors. 
 
PMOS Transistors W(m)/L(m) 
M1 and M3 10.8/0.18 
M2 12.06/0.18 
M4 15.48/0.18 
NMOS Transistors W(m)/L(m) 
M5 and M6 3.6/0.18 
Tab. 2. Dimensions of the transistors used for the rectifier 
topology of Fig. 5. 
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Fig. 9. Input and output currents of the rectifier circuit in Fig. 5. 
 
Fig. 10. Input-output characteristic of the proposed current-
mode full-wave rectifier circuit. 
5. Conclusion 
In this paper new squarer and CM rectifier circuits are 
presented. The introduced CMOS-based squarer and recti-
fier circuits are simple, and consume low power; accord-
ingly, they are suitable for integrated circuit technology. 
Simulation results using SPICE program with 0.18 m 
TSMC CMOS technology parameters verify the theory 
well as desired. 
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